The I E E E P896 Future Backplane Bus project has been influenced by and has influenced FASTBUS and several other contemporary bus designs. This paper summarizes the current status of that project, which is directed toward the needs of modern 32-bit microprocessor systems with multiple processors.
P896 is more closely tailored to the needs of microprocessors, dealing with the problems of byte addressing and part-word transfers. FASTBUS is optimized more for large data-acquisition systems, and supports only full-word'addressing and full-word transfers on the bus. P896 has had a long and painful evolution, and has nearly become extinct several times along the way, but now appears likely to reach completion.
The Evolution of P896
P896 started with a generally-perceived need for a 32-bit high-performance bus standard. Many individuals joined the effort, anxious to see an elegant design which would solve their past and future system problems. Representatives of various industrial concerns appeared as well, but the ones in the microprocessor business, whose needs P896 was presumably addressing, did not usually stay long. Generally they expressed doubts that such a committee could do anything useful The version of the serial bus in the current P896 draft is fairly general-purpose, providing for emergency system control, I/O-type activity, and providing facilities for supporting certain types of multiprocessor task dispatching algorithms. It is an optional feature, however, and is not relied on in any way by the parallel bus.
